

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450

P.O. Box 1450 Alexandria, Virginia 22313-1450
www.uspto.gov

FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/10/2003	Thane M. Larson	10008321-2	4904
07/26/2006		EXAM	INER
	DINH, TUAN T		
Administration		ART UNIT	PAPER NUMBER
0527-2400		2841	
	09/10/2003	09/10/2003 Thane M. Larson 07/26/2006 CARD COMPANY Administration	09/10/2003 Thane M. Larson 10008321-2 07/26/2006 EXAM CARD COMPANY DINH, T Administration ART UNIT

DATE MAILED: 07/26/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	/
S	_

PTOL-326 (R		ion Summary Par	t of Paper No./Mail Date 20060720			
2) Notic 3) Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:				
	See the attached detailed Office action for a list of	of the certified copies not receive	d.			
	application from the International Bureau	(PCT Rule 17.2(a)).	•			
	 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage 					
	1. Certified copies of the priority documents have been received.					
a)[☐ All b)☐ Some * c)☐ None of:					
12)	Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a)	-(d) or (f).			
Priority (ınder 35 U.S.C. § 119					
11)	The oath or declaration is objected to by the Ex-					
	Replacement drawing sheet(s) including the correcti					
10)[]	The drawing(s) filed on is/are: a) acceeding a special and applicant may not request that any objection to the original access.	•				
	The specification is objected to by the Examiner					
_	ion Papers					
		ciccuon requirement.				
	Claim(s) are subject to restriction and/or	election requirement				
	Claim(s) <u>13-20</u> is/are rejected. Claim(s) is/are objected to.					
	Claim(s) is/are allowed.					
5 .□	4a) Of the above claim(s) <u>30-32</u> is/are withdraw	n from consideration.				
4)⊠	Claim(s) <u>13-20 and 30-32</u> is/are pending in the application.					
	ion of Claims					
		x parte Quayle, 1955 C.D. 11, 45	00 O.G. 210.			
ت (۵	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
′—						
1)⊠ 2a)□	Responsive to communication(s) filed on <u>09 June 2006.</u>					
Status						
after - If NC - Failu Any earn	SIX (6) MONTHS from the mailing date of this communication. Deriod for reply is specified above, the maximum statutory period ware to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	the mailing date of this communication.			
WHIC - Exte	CHEVER IS LONGER, FROM THE MAILING DA nsions of time may be available under the provisions of 37 CFR 1.13	ATE OF THIS COMMUNICATION	1.			
	ORTENED STATUTORY PERIOD FOR REPLY	(IS SET TO EXPIRE 3 MONTH)	S) OR THIRTY (30) DAYS			
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address			
		Tuan T. Dinh	2841			
	Office Action Summary	Examiner	Art Unit			
		10/659,452	LARSON, THANE M.			
		Application No.	Applicant(s)			

DETAILED ACTION

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 06/09/06 has been entered.

Claims 30-32 are withdrawn from previous Office action.

Noted of claim language:

Claim 13, lines 15-17, recites "said second electrical contact area on said second side of said substrate <u>is used for</u> IC testing" is not positive claim language because the term "<u>used for</u>" which shows a <u>functional language and intended use</u> for the second contact area. Further, "the capacitor plate is connected to said second contact area of a substrate or board <u>after IC testing</u>" is inherently and well known in the art because the contact area (contact test or wiring or pattern) would be test first to make sure the contact test area has an electrical conductivity while components mounted on the substrate or board, so if the capacitor plate is connected to the contact area before the test that cause breaking pins on the test machine.

Application/Control Number: 10/659,452 Page 3

Art Unit: 2841

Claim Objections

1. Claim 13 is objected to because of the following informalities:

Regarding claims 13, lines 12-14, it is unclear. The phrase of "the first and second electrical contact areas are separated by the substrate" is not understood because as claimed in claim 1, lines 3-5, the applicant recites "a substrate having "first and second electrical contact areas, so the substrate "by itself" cannot separated the first and second electrical contact areas.

By applying art, the examiner assumes that that phrase should be read as "a material within the substrate formed to separate the first and second electrical contact areas.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 13, 16, 18-20 rejected under 35 U.S.C. 102(b) as being anticipated by Jodoin (U.S. Patent 4,636,918) submitted by applicant.

As to claims 13, 16-17, Jodoin discloses an assembled substrate, which is a PCB having a LGA, as shown in figures 5-6 comprising:

a substrate (14,column 4, line 44) having first and second sides (top and bottom surfaces-34, 36, column 4, lines 48, 51), and

first and second electrical contact areas (PTH-16 and conductors or traces 18) formed on said first and second sides (34, 36) and separated by an insulating or dielectric material of the substrate (14);

an electrical component (10) having a plurality of leads (12) <u>electrically</u>

<u>connected</u> to said first electrical contact area of said substrate (14), (noted: leads 12 of an IC 10 electrically connected to the traces 18); and

a capacitor plate (20, column 4, line 49) <u>electrically connected</u> to said second electrical contact area on said second side (36) of said substrate (14) substantially opposite said first electrical contact area of said substrate and is <u>used for</u> (intended use) in-circuit (IC) testing.

As to claim 18, Jodoin discloses said capacitor plate (20) having a plurality of layers of dielectric material (30-figure 6) separating a plurality layers of conductive material (24, 26), see column 4, lines 7-9.

As to claim 19, Jodoin discloses said capacitor plate (20) comprises: a plurality of conductive power and ground planes (24, 26), wherein said plurality of conductive power and ground planes are separated by one or more dielectric layers (30) including a dielectric layer chosen from a ceramic.

As to claim 20, Jodoin discloses said capacitor plate (20) is attached by solder to said second electrical contact area on said second side of said substrate (14) (it is inherently to feed the pins/leads of the capacitor plate into PTH (16) by applying solder for electrical connection).

4. Claims 13, 16-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Kozak et al. (U.S. Patent 6,414,850) submitted by applicant.

As to claims 13, 16-17, Kozak et al. discloses an assembled substrate, which is a PCB, as shown in figures 1-7 comprising:

a substrate (114) having first and second sides (top and bottom surfaces), and first and second electrical contact areas (134) on said first and second sides;

an electrical component (112), which is a BGA device (column 4, line 26) having a plurality of leads (ball pads underneath of the chip 112) electrically connected to said first electrical contact area of said substrate (114); and

a capacitor plate (412, column 4, lines 33-34) electrically connected to said second electrical contact area on said second side of said substrate (114) substantially opposite said first electrical contact area of said substrate and is used for (intended use) in-circuit (IC) testing.

As to claim 18, Kozak et al. discloses said capacitor plate (412) having a plurality of layers of dielectric material (618a-e-figure 6) separating a plurality layers of conductive material (612a-c and 614a-c, see figure 6), see column 4, lines 55-59.

As to claim 19, Kozak discloses said capacitor plate (412) comprises: a plurality of conductive power and ground planes (614, 612), wherein said plurality of conductive power and ground planes are separated by one or more dielectric layers (618) including a dielectric layer chosen from a ceramic.

As to claim 20, Kozak discloses said capacitor plate (412) is attached by solder to said second electrical contact area on said second side of said substrate (114).

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 14-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kozak et al. ('850) or Jodoin ('918) in view of Kabadi (U.S. Patent 6,097,609), and further in view of Wisser (U.S. patent 3,721,941).

As to claim 14, Kozak or Jodoin disclose all of the limitations of the claimed invention, except for a first interposer (or socket) between said component and said first electrical contact area on said first side of said substrate; and a second interposer (or socket) between said capacitor plate and said second electrical contact area on said second side of said substrate.

Kabadi teaches a dual socket for two components (320, 360-fgure 4), and further Wisser shows a multiple socket with pins feeding through a PCB (21, see figures 1-2).

Therefore, It would have been obvious to one having ordinary skill in the art at the time the invention was made to have teaching of Kobadi and Wisser employ in the substrate of Kozak et al. or Jodoin in order to perform interconnections between components on board without any manner damage.

Response to Arguments

Applicant's arguments with respect to claims 13-20 and 30-32 have been considered but are most in view of the new ground(s) of rejection.

Applicant argues:

In the Jodoin and Kozak Patents, "the PCB 14 or 114 does not separate and prevent direct physical contact between the IC 10 or 112 and the capacitor 20 or 412"

Examiner disagrees because the phrase as above did not claim. As understood by examiner, the electrical contact areas of Jodoin Patent having traces 18 and TH 16 form separated on top and bottom surfaces (34, 36) of the substrate 14, and similar to Kozak Patent.

Thus, the areas are physical separated by the insulating or dielectric material of the substrate 14.

Therefore, the examiner believes the Office action is proper.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuan T. Dinh whose telephone number is 571-272-1929. The examiner can normally be reached on M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kammie Cuneo can be reached on 571-272-1957. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Tuan Dinh July 09, 2006.